 # CHAPTER 06 QUESTIONS MULTIPLE CHOICE

```CHAPTER 06 QUESTIONS
MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.
1) Which data and parity bit combination is correct for an ODD parity data transmission system?
A) data = 1110 0000
B) data = 0100 1010
parity = 1
parity = 1
C) data = 0000 0000
D) data = 1111 1111
parity = 0
parity = 1
1)
2) During which time interval(s) will output X of this XNOR timing diagram be HIGH?
2)
A) time interval 1
C) time intervals 1 and 5
B) time intervals 2, 3, and 4
D) time interval 5
3) Which data and parity bit combination is correct for an ODD parity data transmission system?
A) data = 0001 0101
B) data = 1101 1011
parity = 1
parity = 1
C) data = 1010 1111
D) data = 1101 0010
parity = 0
parity = 0
3)
4) An even-parity checker indicates a parity error for which received data and parity bit?
A) data = 1111111
B) data = 1001001
C) data = 1110000
D) data = 0000000
parity = 1
parity = 0
parity = 1
parity = 0
4)
5) The Boolean equation for the exclusive-OR function is
5)
A) X = AB + AB.
B) X = A B + AB.
C) X = AB + AB.
D) X = AB + AB.
6) During which time interval(s) will output X of this XNOR timing diagram be LOW?
A) time intervals 1, 2, 4, 5
C) time interval 1
6)
B) time intervals 1 and 5
D) time interval 3
7) In an even-parity system, which of the following will generate a LOW (0) parity bit?
A) 1110101
B) 1001111
C) 1011010
D) 1000000
7)
8) When the inputs to an exclusive-OR gate are the same logic level, the output is
A) zero.
B) one.
C) HIGH.
D) cannot tell
8)
1
9) Which of these circuits requires use of an exclusive-OR or an exclusive-NOR gate?
A) parity checker
B) comparator
C) parity generator
D) all of the above
9)
10) A HIGH output if one or the other inputs is HIGH, but not both; describes a(n) ________ gate.
A) AND
B) XOR
C) XNOR
D) OR
10)
11) Which data and parity bit combination is correct for an EVEN parity data transmission system?
A) data = 10010011
B) data = 11000011
parity = 1
parity = 0
C) data = 10001100
D) data = 11001000
parity = 0
parity = 0
11)
12) In an odd-parity system, the parity bit is one
A) when there is an odd number of one bits in the data.
B) when there is an odd number of data bits.
C) when there is an even number of one bits in the data.
D) when there is an even number of one bits in the data and when there is an odd number of
data bits.
12)
13) An odd-parity checker would indicate a parity error for which received data and parity bit?
A) data = 0001011
B) data = 1100101
C) data = 1111110
D) data = 0000000
parity = 0
parity = 1
parity = 0
parity = 1
13)
14) An exclusive-NOR gate will invert the signal on input A if
A) the output is inverted.
B) input B is HIGH.
C) input B is the opposite of input A.
D) input B is LOW.
14)
15) Parity generation and checking is used to detect
A) when a binary counter counts incorrectly.
B) errors in arithmetic in computers.
C) errors in binary data transmission.
D) which of two numbers is greater.
15)
16) Which data and parity bit combination is correct for an EVEN parity data transmission system?
A) data = 1010 0011
B) data = 0000 1000
parity = 0
parity = 0
C) data = 1101 0100
D) data = 1101 0110
parity = 1
parity = 0
16)
17) In an odd-parity system, which of the following will generate a HIGH (1) parity bit?
A) 1100000
B) 1111000
C) 1010011
D) all of the above
17)
18) An odd-parity checker would indicate no parity error for which received data and parity bit?
A) data = 0000000
B) data = 1111110
C) data = 1011100
D) data = 1111111
parity = 1
parity = 0
parity = 0
parity = 1
18)
19) If the same signal is connected to both inputs of an XOR gate, the output is
A) a clock waveform.
B) LOW.
C) undetermined.
D) HIGH.
19)
2
20) How many XNOR gates does it take to make a 4 bit binary comparator?
A) 2
B) 4
C) 8
D) 16
21) Which of the following is referred to as an equality gate?
A) OR
B) XOR
C) XNOR
D) AND
22) How many XOR gates does it take to make an 8-bit controlled inverter?
A) 4
B) 8
C) 16
D) 32
23) During which time interval(s) will output X of this XOR timing diagram be LOW?
A) time interval 1
C) time intervals 3 and 4
20)
21)
22)
23)
B) time interval 2
D) time intervals 4 and 5
24) Which data and parity bit combination is correct for an ODD parity data transmission system?
A) data = 1101 0101
B) data = 0000 0001
parity = 1
parity = 0
C) data = 0000 0011
D) data = 0001 0000
parity = 0
parity = 1
24)
25) Which data and parity bit combination is correct for an EVEN parity data transmission system?
A) data = 1000 0011
B) data = 1111 1111
parity = 0
parity = 1
C) data = 0000 0000
D) data = 0000 0001
parity = 0
parity = 0
25)
26) In an even-parity system, which of the following will generate a HIGH (1) parity bit?
A) 1011001
B) 1111011
C) 1000110
D) 1000100
26)
27) What is the correct set of output values for this XOR truth table?
27)
A
0
0
1
1
B
0
1
0
1
A) X = 0
1
1
1
X
B) X = 0
1
1
0
C) X = 0
0
1
1
3
D) X = 0
0
0
1
28) During which time interval(s) will output X of this XOR timing diagram be HIGH?
A) time interval 3
C) time intervals 1, 3, and 5
28)
B) time intervals 2 and 4
D) time intervals 1, 4, and 5
29) When the inputs to an exclusive-NOR gate are unequal, the output is
A) HIGH.
B) zero.
C) one.
D) cannot tell
30) The Boolean equation for the exclusive-NOR function is
A) X = AB + AB.
B) X = A + B.
C) X = A + B + A + B.
D) X = AB + A B.
29)
30)
31) An even-parity checker indicates a parity error for which received data and parity bit?
A) data = 1111101
B) data = 1100000
C) data = 0001100
D) data = 1000011
parity = 0
parity = 1
parity = 0
parity = 1
31)
32) Which data and parity bit combination is correct for an EVEN parity data transmission system?
A) data = 1110 0110
B) data = 1001 0000
parity = 1
parity = 1
C) data = 1010 1111
D) data = 0011 0111
parity = 1
parity = 0
32)
33) In an even-parity system, which of the following will generate a LOW (0) parity bit?
A) 0000101
B) 1000110
C) 1011011
D) 1110101
33)
34) During which time interval(s) will output X of this XNOR timing diagram be LOW?
34)
A) time intervals 1, 2 and 5
C) time intervals 2, 3 and 4
B) time intervals 3 and 4
D) time interval 4
35) In an odd-parity system, which of the following will generate a LOW (0) parity bit?
A) 0001101
B) 1110001
C) 1000001
D) all of the above
35)
36) In an even-parity system, which of the following will generate a HIGH (1) parity bit?
A) 0000011
B) 1010011
C) 1000011
D) 1111011
36)
4
37) In an even-parity system, the parity bit
A) is transmitted with the data bits.
B) is a zero if the data has an even number of one bits.
C) is adjusted to make an even number of one bits.
D) all of the above
37)
38) An exclusive-OR gate will invert a signal on one input if the other input is
A) always HIGH.
B) connected to the same signal.
C) grounded.
D) inverted.
38)
39) Which data and parity bit combination is correct for an ODD parity data transmission system?
A) data = 11110000
B) data = 00011100
parity = 0
parity = 1
C) data = 00110100
D) data = 01001110
parity = 1
parity = 1
39)
40) Which data and parity bit combination is correct for an EVEN parity data transmission system?
A) data = 1111 0101
B) data = 1000 1100
parity = 1
parity = 0
C) data = 1010 1010
D) data = 1100 1000
parity = 1
parity = 1
40)
41) What is the correct output for this XNOR truth table?
41)
A
0
0
1
1
B
0
1
0
1
A) X = 0
1
1
1
X
B) X = 1
1
1
0
C) X = 0
1
1
0
D) X = 1
0
0
1
42) Which data and parity bit combination is correct for an ODD parity data transmission system?
A) data = 0010 1111
B) data = 0110 1110
parity = 1
parity = 0
C) data = 1110 0111
D) data = 0010 0110
parity = 0
parity = 1
5
42)
Testname: CHAPTER06
1)
2)
3)
4)
5)
6)
7)
8)
9)
10)
11)
12)
13)
14)
15)
16)
17)
18)
19)
20)
21)
22)
23)
24)
25)
26)
27)
28)
29)
30)
31)
32)
33)
34)
35)
36)
37)
38)
39)
40)
41)
42)
D
A
B
B
A
D
C
A
D
B
B
C
C
D
C
A
D
A
B
B
C
B
B
B
C
C
B
D
B
D
B
A
A
B
A
C
D
A
D
D
D
B
6
``` # Homework 2: Inference & Learning for Undirected Graphical Models # CASRA Fall 2014 Conference Program Featuring Plenary Speaker Larry Fricks  